ABSTRACT Dimension effect on breakdown voltage (BV) of lateral double-diffused metal-oxidesemiconductor field-effect transistor in partial silicon-on-insulator (PSOI) technology is comprehensively studied. The maximum BV (BV max ) is examined under various settings of the device length L and the active silicon film thickness t. It is shown that there exists an optimal pair of (L, t) for PSOI at which the highest BV can be achieved. The ratio of L/t is better chosen between 5 and 7 for the device designs, in particular, L/t = 6 can be considered as the optimal one theoretically. Moreover, impacts of the silicon window length L w and the drift doping concentration N dr on the BV, the on-resistance (R on ) and the figure-of-merit (= BV 2 /R on ) are also carefully studied.
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I. INTRODUCTION
Lateral double-diffused metal-oxide-semiconductor (LDMOS) field effect transistor has been attracting a great deal of attention as a promise candidate of high-voltage power devices for integrated circuit (IC) applications [1] - [4] . Partial silicon-on-insulator (PSOI) has better thermal capability and higher breakdown voltage (BV) than silicon-on-insulator (SOI), and is thus introduced in the LDMOS design for better device performance [5] , [6] . Recently, more improved structures based on the PSOI technology have been proposed to enhance the device performance further [7] - [11] .
However, the impact of the silicon film thickness (t) on BV is rare to be discussed for PSOI LDMOS, while the device length (L) or the drift region length (L dr ) is barely referred in [12] and [13] . In [12] , the devices with various L dr were studied, but L dr was treated only as an auxiliary parameter without any related discussion. In [13] , the dependence of BV on (L, t) was studied for a novel PSOI. However, the doping profile in the silicon film for the novel PSOI was directly borrowed from the SOI structure, and the substrate-sustained voltage V sub was assumed to be zero as the same as SOI.
For the PSOI proposed in [13] , V sub can be ignored in comparison to BV. For conventional PSOIs, however, V sub takes a considerable part of the BV, and thus the assumption of zero V sub does not hold any more. Consequently, the conclusion from [13] is no longer valid for conventional PSOIs.
The conventional SOI film thickness can range from 2 µm to 20 µm. It is an important design aspect how to select the film thickness t in the PSOI designs. In the device design, it is generally expected that a smaller device would have an equivalent or even better performance than a larger device. However, thin-film (or short) LDMOS may remarkably degenerate unless other new technologies are adopted [14] - [16] , which is often expensive and of poor quality. Thus, for conventional PSOIs with medium dimensions (i.e., L: 10 ∼ 100µm, t: 2 ∼ 20µm), the relationships between the performances (BV, R on ) and the size parameters (L, t) are highly desirable to be explored further and carefully.
Moreover, when L and t are fixed, the optimal drift doping concentration that corresponds to the optimal BV is actually not a constant. Instead, the optimal drift doping concentration is a function of the silicon window length L w . This issue is also an important design aspect in the PSOI LDMOS designs.
In this work, the PSOI LDMOS transistor is comprehensively studied under various device dimensions (i.e., different values for L and t) by Sentaurus TCAD. The maximum BV (BV max ) versus the dimension parameters L and t is carefully examined. It is shown that too thick or too thin SOI film can degrade BV max for a given L. In addition, there exists a special correlation between the maximum BV and the ratio of L to t. It is further shown that, when L is fixed, the optimal silicon window length L w,op that corresponds to the optimal BV does not monotonously vary along with t either.
II. DEVICE STRUCTURE AND MECHANISM
The schematic cross-section view of PSOI LDMOS is illustrated in Fig. 1 . The step gate and the field plate are adopted for the Reduce SURface Field (RESURF) effect. The length L W of the p-type window, the original point and the axes are also shown in Fig. 1 , and so do the locations of the MM', NN', and KK' cut lines. All the device geometrical and physical parameters used in the simulations are listed in Table 1 . The substrate, source and gate electrodes are supposed to be grounded unless otherwise stated. It is assumed that the drift region is uniformly doped. In a high-voltage device design, the maximum BV (denoted as BV max ) is the most important measure for performance. For PSOI LDMOS, BV is generally a function of four parameters: L, t, L w and N dr , denoted as The above process can be expressed as follows:
where R Ndr represents the doping concentration range. In the initial step of a PSOI LDMOS design, only L and t need to be carefully selected, while L w and N dr can be ignored since L w and N dr are treated in the sequential design steps after L and t are decided, which avoids handling the four parameters simultaneously and thus greatly simplifies the design process. [11] , [17] . It can be seen in Fig. 2 (a) that, as L w increases, the vertical electric fields decrease in both the SOI film and the BOX layer. It is due to the fact that the electric fields induced into the SOI film and the BOX layer by N dr are both in proportional to N dr,Lw , which decreases as L w increases.
III. STUDIES ON DIMENSION EFFECT
However, the electric field in the substrate increases as L w grows. When L w increases, although N dr,Lw decreases, the carriers in the drift region can still more easily flow through the silicon window into the substrate, and thus the depletion can penetrate deeper into the substrate. Consequently, there are more fixed charges in the depletion layer of the substrate, which can induce higher electric field in the substrate. Additionally, it can be found that L w dominates the electric field in the substrate, but not N dr,Lw . In Fig. 2(b) , it is shown that the highest BV is achieved in curve B while the lowest BV occurs in curve C. Although V S and V I are higher in curve A (i.e., V S = 131 V, V I = 211 V) than those in curve B (i.e., V S = 110 V, V I = 187 V), V Sub is much higher in curve B (i.e., 345 V) than that in curve A (i.e., 263 V). Consequently, BV from curve B (i.e., 642 V) is higher than that from curve A (i.e., 605 V). A similar analysis can be applied to curve B and curve C, and shows that BV from curve B (i.e., 642 V) is higher than that from curve C (i.e., 594 V).
From the above discussions, it can be found that, along the vertical direction, the silicon window plays a role of distributing V S , V I and V Sub for PSOIs, especially "digging the substrate". As the constituent part of BV, V Sub (or the substrate region) is the key factor to BV max by comparison to V S and V I . Fig. 3 shows lateral electric field distributions along the upper (along MM') and bottom (along NN') surfaces of the SOI film at BV max,Lw . All the parameters of curves A, B and C are according to Fig. 2 . In Fig. 3(a) , it can be seen that peaks P1, P2 and P3 (of the upper surface) correspond to peaks P1', P2' and P3' (of the bottom surface), respectively. Along the upper surface, the electric field at the drain end from curve A is higher than that from curve B, while BV (the drain voltage) from curve B is higher than that from curve A. This implies that curve B has a better RESURF effect than curve A. When the silicon window is too close to the drain end, the RESURF effect induced by the peak point (e.g., P3) is degraded. This is why peak P3 is not conspicuous like peak P1 or peak P2. Thus, a better RESURF effect is achieved in curve B than that in curve C. In addition, different peak locations can result in different electric field increments, RESURF and thus different BVs. The larger the electric field increment is, the higher the corresponding BV achieves.
From another perspective, the RESURF effect can be readily determined by the tangents of the curves. As illustrated in Fig. 3(b) , a tangent can be plotted for every curve. The more horizontal the tangent is, the better the RESURF effect is. However, this method can be better applied to the thin device (t < 10µm), since the peak at the upper surface (e.g., P1, P2 or P3) for the thick device is difficult to be observed from the electric field distribution curve. For the thick device (e.g., t = 15µm), the peak can be perceived when the device is very long (e.g., L > 100 µm). A) is sensitive to N dr after N dr = 1.44 × 10 15 cm −3 , N dr should be better selected less than 1.44 × 10 15 cm −3 (e.g., N dr = 1.42 × 10 15 cm −3 ). The lower limit of N dr can be chosen as (1.44 × 10 15 cm −3 − N dr × 2), where N dr is the process variation. This could provide a wider device design margin. It can be observed in Fig. 4 that the square curve is close to the circle curve, while the rhombus and triangle curves are obviously much different from the circle curve. For different L W , different N dr is required to achieve the optimal BV. It can also be seen that the L W -bandwidth of the rhombus (triangle) curve is narrower (wider) than that of the square curve. It is due to the fact that the RESURF effect and BV are sensitive to N dr . The larger N dr is, the more violently BV changes along with L W . For the circle curve, every point corresponds to BV max,Lw , implying that the best REUSRF effect and the highest BV are achieved at each given L W and thus the L W -bandwidth of the circle curve is the widest among all the curves. Fig. 5 shows the dependences of BV max,Lw , V S , V I , and V sub on L w for the PSOI LDMOS with various t. In Fig. 5 , it can be seen that, for all the t values, the tendency of every curve keeps consistent. As L w increases, V S and V I always decrease, while V sub increases all the time.
In Fig. 5 , it can be seen that BV max,Lw first increases and then decreases with increasing L w , where the turning point is the overall highest breakdown voltage BV max at (L W,op , N dr,op ). It is due to the fact that, when L W increases, V sub almost uniformly increases while V I deceases rapidly beyond L W,op . The former is mainly because the depletion penetrates deep uniformly in the substrate as L W increases. The latter is mainly due to the fact that, when L W increases beyond L W,op , the holes at the SOI/BOX interface can be easily swept into the substrate, and thus the number of holes decreases fast and the electric field (or voltage) decrease rapidly in the SOI film and the BOX layer.
In Fig. 5 , it can also be observed that, when t increases, V S obviously increases whereas V I significantly decreases. The former is due to the fact that a thicker SOI film can sustain a higher voltage. The latter is because N dr decreases for PSOI LDMOS with a fixed L when t increases, according to the REUSRF theory. Moreover, when t is larger (less) than 15 µm, V Sub decrease (almost keep unchanged) as t increases. The highest BV is achieved when t = 15 µm. 6 , and the corresponding t is denoted as t best for each peak point. When t < t best , the RESURF effect improves and thus L W,op increases with increasing t. When t > t best , however, the RESURF effect degrades and thus L W,op decreases with increasing t. For the former, a larger L W,op results in a deeper depletion in the substrate while a smaller N dr reduces the depletion in the substrate with a larger t. Consequently, the depletion varies little in the substrate and V Sub almost keeps unchanged, due to the fact that the two effects counteract each other. For the latter, similarly, a smaller L W,op and a smaller N dr both weaken the depletion effect in the substrate with a larger t, which reduces V Sub . This is consistent with the description in Fig. 5 .
In Fig. 6 , it can also be seen that, as L decreases, the corresponding t best decreases gradually (e.g., t best = 15 µm for point E, t best = 10 µm for point D), which is further illustrated in Fig. 7 . Fig. 7 shows BV max versus t for PSOI LDMOS with various L. In Fig. 7 , one can observe that t best is, respectively, 15 µm, 15 µm and 20 µm when L = 90 µm, 100 µm and 120 µm, whereas t best becomes 10 µm as L is less than 90 µm. According to the trend in Fig. 7 , it can be expected that t best would be smaller than 10 µm as L decreases below 50 µm. This implies that dimensions L and t of the rectangular SOI film is important for achieving the highest BV for PSOI LDMOS.
In addition, as shown in Fig. 7 , the breakdown voltage is a stronger function of L by comparison to t, since L decides the BV max region that the device can achieve. However, when L is fixed, the specific largest value of BV max is determined by t. Consequently, in order to achieve the highest BV, t also needs to be selected carefully. Thus, the ratio L/t is considered as a key design parameter. Fig. 8 shows the dependences of BV max on L/t for PSOI LDMOS with various L. In Fig. 8 , it can be observed that the curves shift down and become sharper and narrower when L decreases. For all the curves, the highest BV max is achieved between the ratio L/t = 5 and 7. From the intersection point of the dotted line for the curves, the best ratio L/t can be considered to be 6 for achieving the highest BV max . During the practical fabrication, the SOI film thickness can be rounded off to the closest manufacture nominal one. For example, when L = 70 µm and L/t = 6, t best is about 11.67 µm. For the convenience of fabrication, t = 10 µm may be a good choice.
For PSOI at BV max,Lw with various t, Fig. 9 plots the dependences of the on-resistance on L w (V GS = 5 V), whereas Fig. 10 depicts N dr,Lw versus L w . For all the cases of t = 10 µm, when L w increases, R on increases as shown in Fig. 9 , mainly due to the reducing N dr,Lw as shown in Fig. 10 . For all the cases of t > 10 µm, when L w increases, R on still evidently increases as shown in Fig. 9, while N almost keeps unchanged as shown in Fig. 10 . This implies that a larger L w may degrade the drain current since a larger L w leads a larger leakage current into the substrate and thus reduces the drain current. The reason on why N dr,Lw almost keeps unchanged as L w increases for the cases of t > 10 µm can be explained as follows. As illustrated in Fig. 5 , when t increases, N dr decreases for PSOI LDMOS with a fixed L according to the REUSRF theory, which is also clearly shown in Fig. 10 . When t is large (e.g., t > 10 µm), N dr,Lw is small (e.g., ∼ 10 14 cm −3 ). As L w increases, a small variation in N dr,Lw (e.g., δN dr,Lw = 10 13 ∼ 10 14 cm −3 ) can be large enough, in relative to N dr,Lw , to significantly impact the RESURF effect and thus a slight adjustment in N dr,Lw can be sufficient for maintaining the RESURF to achieve fairly good BV. The minuscule change in N dr,Lw is hardly detectable, and thus N dr,Lw seems to be almost unchanged. Fig. 11 depicts the trade-off between BV max,Lw and onresistance for the PSOI LDMOS with various t under L = 90 µm. It can be found that, when t is between 8 and 10 µm, the PSOI LDMOS can achieve higher BV and smaller onresistance. The PSOI LDMOS with t = 15µm can achieve the highest BV of all the cases, but figure of merit (i.e., FOM = BV 2 /R on ) degrades significantly. Thus, t = 15 µm cannot be considered as a good choice for the design of device with L = 90 µm. In general, in order to achieve the best performance, both L and t need to be taken into consideration in a combinational way.
IV. CONCLUSION
PSOI LDMOS transistor has been comprehensively studied with various dimension settings (i.e., L and t). Firstly, it was found that, for a fixed L, BV max changes as t increases. Generally, too thick or too thin SOI film is not the optimal choice. Thus, for achieving the highest BV, a combinational pair of L and t should be considered carefully. Furthermore, it has been shown that, when L is fixed, L w,op does not monotonously vary along with t. When the highest BV is achieved with a certain t (i.e., t best ), the corresponding L w,op is usually the largest one among all L w,op for PSOI LDMOS with different t. Secondly, it was shown that the ratio L/t = 6 is the optimal value for attaining higher BV of PSOI LDMOS. Considering the restrictions of the practical device fabrication processes, the ratio L/t between 5 and 7 may be acceptable for facilitating the device design margin. Finally, the trade-off between BV max,Lw and on-resistance was studied for the PSOI LDMOS with various t. It was shown that, when L = 90 µm, PSOI LDMOS with t between 8 µm and 10 µm can achieve the optimal deice performance with the optimal figure of merit (i.e., FOM = BV 2 /R on ).
